case, no minority carriers were generated because the light energy was lower than the band gap.
ing study of the chemical composition of native oxide on Gap," J. Phys. Chem. Solids, vol. 34, pp. 779-786,1973 . R. .A. Logan, B. Schwartz, and W. J. Sundburg, "The anodic oxidation of GaAs in aqueous H z 0 2 solution," J. Electrochem. SOC., vol. 120, pp. 1385 SOC., vol. 120, pp. -1390 SOC., vol. 120, pp. ,1973 . F. Ermanis and B. Schwartz, "Anodic oxidation of gallium phosphide in aqueous hydrogen peroxide," J. Electrochem. Soc., vol. 121, pp. 1665 -1667 ,1974 . H. Hasegawa, K. E. Forward, and H. L. Hartnagel, "Improved method of anodic oxidation of GaAs," Electron. Lett., vol. 11, pp. 53-54,1975 .
A Polysilicon Source and Drain MOS Transistor (PSD MOST)
Abstract-An MOS transistor is described in which the source and drain areas are obtained by diffusion from doped polycrystalline silicon. Polysilicon tracks form the interconnect with the diffusion areas without the need for contact windows. As a result trarnsistor and junction sizes are reduced by a factor 2 or 3 over a normal structure. Polycrystalline silicon tracks in this 
I. THE STRUCTURE OF THE PSD MOS TRANSISTOR
A large' fraction of the total area of standard A1 gate or Si gate MOS transistors is taken by the source and drain areas. This is mainly due to the minimum spacings, as required by the photo-etch technique. The crosssection of a polysilicon source and drain MOST given in Fig. 1 shows that if polysilicon lines serve as a diffusion source as well as the conductive path to the source and drain, an appreciable reduction in transistor length can be achieved. A reduction in the capacitance of the diffused areas to the substrate is also a useful result.
The fabrication of the PSD MOS transistor requires 4 masks and less processing steps than the "standard" silicon gate technique. The first mask delineates the active area. The field oxide consists of thick thermally gmwn Si02 or, as we used, a lightly phosphorus-doped silane-oxide to provide for a "channel stop" n-type surface layer outside the active regions.
With the second mask, the gate area is etched out of the boron-doped polysilicon. The third mask provides windows in order to make contact between aluminium and polysilicon lines. The fourth mask delineates the aluminium. Stabilization of the MOS structure is achieve& in the usual way with phospho-silicate glass. Insulation of the AI lines from the polysilicon lines is achieved by thermally grown oxide and/or deposited silane-oxide layers.
The junction depth and the diffusion under the thin gate oxide are related to the thickness of the gate oxide because indiffusion and gate oxidation take place simultaneously. The thin oxide gate overlap capacitance and the channel length reduction by underdiffusion are not dependent on the alignment of masks. The process is self-aligning with regard to these parameters.
THE TECHNOLOGY OF THE PSD MOS TRANSISTOR
The main problem of the technology is the prevention of polysilicon whisker growth during the deposition of polysilicon on the bare parts of the monocrystal1in.e silicon substrate. This problem has been completely overcome by codoping the polysilicon with boron. The addition of B~H G t o SiHd considerably increases the deposition rate [l] . Therefore, the deposition temperature can be chosen as low as 625°C. The deposition rate is then 900 W/min at a B/Si ratio of 33 X At 625OC, the deposited polysilicon layer shows no whisker growth and forms a mirror-like layer. Even on the oxide step edge of the active area, no whisker growth could be detected.
Complete etching of the polysilicon in the'gate area causes no problems because the etching is continued after the color of the field oxide has appeared, so that a thin layer of the monocrystalline silicon in the gate area is also removed.
Another problem found was staining in the contact holes on the polysilicon. It was found that staining occurred on those polysilicon tracks which also made contact with the diffused areas of the substrate. Contact holes on polysilicon tracks which were completely isolated from the substrate by an oxide layer did not show staining. Staining occurred when the wafer: was taken out of the etch-solution for checking, whether t ?e contact holes were completely open or not. Currently the ocly practical solution for this problem consisted of etching the holes long enough in darkness and rinsing quickly and thoroughly.
PROCESS DESCRIPTION Standard cleaning.
Silane-oxide deposition; PH3/SiH4 = 7 X lo.+; Tdeposition = 325'C; to, = 4000 A. 
Iv. RESULTS AND DISCUSSION
A photograph of the chip manufactured for evaluation of the PSD process is shown in Fig. 2 . The chip contains 3 M.3S transistors, resistive tracks of polycrystalline silicon, various capacitive structures, and diodes.
A. Resistors
The boron-doped polycrystalline layer was 3500 A thick ~n d the resistance per square was 49 Q. The spread of the rerlistances over a wafer was &2 percent. The contact resistance R, between a 15-gm wide metal line and a 15-pm wide polysilicon track with a contact hole of 10 X 10 gm2 was found to be 2.1 Q f 4 Q. The resistance in the longitudinal direction of a 15-xrn wide polysilicon track, in parallel to a p+ diffusion as used for the source and drain of TM is 2.5 Wpm.
B. Capacitors
In Fig. 1 the different capacitive structures are indicated by a number. The capacitances are determined on mounted rmd encapsulated chips with a ratio-transformer bridge according to the three terminal method which eliminates the parasitic capacitances of the housing and the bonding pads. The s p x a d in the capacitances is 2 percent or less except for c 6 for which the determination could not be done with an accuracy of hetter than 25 percent because the design of one of the diodes was unfavorable. 
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C. Diodes
The breakdown voltage of the diodes was 28 V f 1 V. From this value it may be derived that the surface concentration of phosphorus was about 3 X 1016/cm3.
D. MOS Transistors
A SEM photograph of the smallest transistor is shown in Fig. 3 . This transistor is marked T, in Fig. 2 . This transistor requires no greater area than that provided by the crossing of the 15-pm wide metal and polycrystalline-silicon tracks. The designed channel length and width of this minimum size transistor are both 10 pm. These dimensions are reduced by underdiffusion. Fig. 4 shows an SEM photograph of a PSD MOST designed for output stages. It is an interdigitated structure of about the same size as a bonding pad. The designed width of the polysilicon fingers is 5 gm. The designed gate length is 10 pm. This transistor is marked TL in Fig. 2 After some rearrangements this equation leads to in which pug denotes the low field mobility in the inversion layer, EGC denotes the critical field perpendicular to the inversion layer in the oxide, and Rs represents the total measured series resistance from the bonding pads to the source and drain sides of the channel.
NO, E G C , and Rs cannot be evaluated independently for the three transistors. pug is assumed to be equal for all three types. I t is determined for transistor TM from the slope of (2) because inaccuracies in the determination of the underdiffusion in the gate area and inaccuracies caused by the etch definition of the gate area contribute least to the inaccuracy of the calculation of the actual ( W / L ) ratio of transistor TM. EGC is derived from the intercept of (2) The results of the evaluation of the transistor parameters are given in Table I .
Effective Defect Density for MOS Breakdown: Dependence on Oxide Thickness
S. P. LI AND J. MASERJIAN
Abstract-A procedure is introduced for measuring an effective density of defects that takes into account time-dependent dielectric breakdown in MQS devices. Measurements are obtained that show a surprising exponential decrease in this density with decreasing oxide thickness.
Statistical methods have been developed in previous work for determining .the density of defects in Si02 films responsible for ;premature (secondary) dielectric breakdown
[1]-[6]. The general procedure entails 1) the use of a voltage ramp for observing the voltage at the onset of breakdown for each of a large number of lMOS capacitors, and 2) counting primary (intrinsic) breakdowns as those occurring within some specified voltage interval below the maximum, and secondary (and tertiary) brleakdowns as those a t lower voltages. Using this distribution, the defect density is then calculated from statistical theory. This procedure suffers serious limitations, especially in light osf more recent findings.
First, the voltage-ramp method does not allow sufficient time to account for time-dependent secondary breakdown. Recent work by the authors [7] shows that this time dependence can involve the major part of secondary breakdowns, and that even at moderately high fields (>4 MV/cm), times greater than lo3 s are required a t room temperature. Therefore, a large number of defects would go undetected with the voltage-ramp technique and would count only as primary breakdowns. Second, the so-called primary breakdown strengths observed by previous investigators are ill-defined and their range and magnitudes depend loosely on the particular investigation and the MOS process used. If the primary breakdowns are to be interpreted as intrinsic or free of defects, it seems reasonable to expect a much more sharply defined distribution.
Although one is still free to interpret the results derived from the above procedure as an effective defect density relating to only a particular class of defects, a more reliable method of evaluating oxide quality with respect to breakdown is needed. The following describes a new method for measuring an effective defect density that takes into account time-dependent breakdown.
A time-dependent breakdown probability P ( t ) is obtained by applying a constant field stress to a statistically sufficient number of MOS capacitors [8] . The fraction of the capacitors showing a t least one breakdown event, self-quenching or otherwise, a t time t after simultaneous application of electric field, is defined as P ( t ) . Let us specify a sufficiently large electric field F , a final time tf, and a temperature T which accounts for a major portion of time-dependent breakdowns.
More precisely, the value of P ( t f ) includes the effect of all defects encompassed by the specified F-tf-T s.tress. On the basis of our previous work [7] , for fields greater than 4 MV/cm, we may choose a time tf-for example, 3000 s at room temperature-which is ample to include most time-dependent breakdowns and yet not excessive for practical measurements. This time-dependence has been explicitly related to Schottky emission of mobile ions from Al-Si02 interfaces with an activation energy of 1.4 eV. Osburn and Bassous [9] have recently shown a larger activation energy for poly Si electrodes (2.4 eV), and thus we anticipate that a correspondingly lalrger F-tfT stress would be required for these structures.
On the assumption that the effective defects are randomly distributed along two dimensions and are thus indistinguishable, the analysis of Price [lo] applies (Bose-Einstein statistics) [4] . Using our definition of P ( t f ) , the corresponding effective defect density D ( t f ) is given by where A is the area of the MOS capacitor. Therefore, a plot of P(tf)/[l -P ( t f ) ] versus A should yield a stralight line through the origin with slope D ( t f ) .
To apply the above procedures, arrays of MOS capacitors of different areas were patterned on single wafers. Measurements of P ( t f ) were obtained from 198 capacitors of each area, by making two 99-point-probe measurements for each area. Small areas were probed from pads extending over thick field oxides. The measurements used fields of 6.5 and 8 MV/cm and tf = 3000 s. A total of eight silicon wafer in three groups were rocessed, embracing a range of oxide thickness do, (325-917 and some changes in process conditions which affect the SiSi02 interface. These changes are summariz4ed in Table I . In all cases, the starting wafers were 6-8 O/cm n-type Si and Cuion-polished. Standard processing included cleaning, 5000-A preoxidation and HF strip, oxidation in dry C)Z at 1175OC, and A1 metallization by e-beam evaporation. Except when noted otherwise, postoxidation anneals were carried out in dry N2 at 1175OC for 30 min, and postmetallization anneals in dry N2 at 475OC for 15 min.
The effective defect densities D ( t f ) tabulated in the last column of Table I were obtained from the plots En Fig. 1 . The experimental points in Fig. 1 
